Introduction
T he ii1creasing functional complexity of digital ele~..tronic ~on1ponc:nts and ~ysiems makc:s testing a challenging task, particularly under the constraints of maintaining a high quality of products at low and competitive market prices. Reports reveal that, on average, a proportion of up to 70% of the total production cost is required as against the testing cost (Bennetts, 1984; Williams, 1986; Konemann, 1998; Zorian, 1999) . Thus, an optimal test strategy can give a substantial competitive advantage in a market comprising billions of electronic components and systems. It is, therefore, not surprising that the major technology organizations like "National Technology Roapmap for Semiconductors" of the United States treat testing as a key technology component with significant importance (Konemann, 1998) .
Although testing incurs a lot of effort, it is an important means of reducing the overall cost significantly. While the actual material cost is only a negligible proportion of the product value, the cost of repair increases by a factor of more than 10 (see Figure 1 ) with each production stage (Bennetts, 1984; Bardell et a/. 1987) . It is much cheaper to reject several dies than to locate and exchange a defective chip in a complete system. As a consequence, no customer is willing to bear the risk of using defective components and most likely can only accept suppliers that guarantee low defect rate and/or often perform an incoming test for supplied parts.
Low defect rate of a product can be guaranteed by extensive outgoing product tests only. VLSI chips have reached an enormous complexity, and yet their density doubles every 2 years (Williams, 1986; Sun and Serra, 1992; Konemann, 1998) . This makes it impossible to rule out faults during design and production, even with the best design tools and fabrication processes available. However, short time-to-market is critical to profitability. If testing facilitates rapid diagnosis and thus provides a means to avoid fatal production delays resulting from excessive debug time or shipping defective products, it is worth the additional cost. Availability of a system (or of redundant system's components) can be significantly increased if testing is employed to allow rapid diagnosis after a failure. These facts clearly show the economic potential of an efficient test strategy in the rapidly growing area of dependable systems. Although the two fields of design and test application appear quite disjoint it is technically and economically attractive to merge them. It will be shown that the concepts of Design-For-Testability (OFT) and Built-In Self-Test (BIST) provide an ideal starting point for a unified test approach for the complete life cycle of a digital electronic system.
It is the fact that testability relates to cost, which needs to satisfy some technical requirements within a budgeted testing allowance. However, this fact necessitates the measurements of testability levels at each node of digital electronic circuits. Therefore, numerical assessment of the controllability features of a circuit design, leading to a measurement of circuit's testability, can be of great importance particularly during the design stage of the circuit. The method of analyzing digital electronic systems for its controllability is a problem that is not being adequately addressed during the design phase. Continuous controllability monitoring and analysis is essential to refine the system design for the better goals like enhancements of transparency, reliability, availability, and maintainability. There is no specific tool available which can give the complete system's controllability analysis for different behavioral responses of nodes. Researchers in the field of digital circuit testing have been constantly working in the process of developing a tool to study the controllability I observability as well as testability of digital systems (Bennets, 1981 (Bennets, . 1984 Berg and Hess, 1982; Cerny and Mauras, 1990; Fritzemeier, et a/. 1989; Goldstein and Thigpen, 1980; Grason, 1979; Kapur eta/. 1991; Koren, 1979; Ratiu eta/. 1982; Stephenson and Grason, 1976) . These tools cannot be easily implemented for analyzing systems. Their program data files are not user friendly; therefore it is difficult to describe a system and its related input and output files. Hence the need to overcome these problems is the motivation for this research work. Here we present the development, design and use of a user-friendly tool to compute and scan the complete controllabilities information of digital system circuits. numerical and tabular forms of the results can be obtained using this incorporated program as per the suitability and the data can be easily transported as well. Unlike VHDL or pSPICE, MA TLAB is the only language which provides all these attributes in totality. Since MATLAB is a common teaching tool for many of the courses of engineering curricula, the developed simulation model is not only useful for commercial purposes but it is also helpful for teaching purposes. Thus, this developed tool is of much importance particularly in such cases where it is desired to analyze the controllability of a network of a large size with different and changing parameters.
